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ABSTRACT
In modern communciations systems where it is necessary to obtain
maximum utilization of signal power, the phase locked loop is being de-
signed into the system as a coherent detector. The phase locked loop
has a threshold which occurs at very low signal to noise ratios, placing
a lower bound on the range of useful signal to noise ratios . Since the
loop operation becomes non-linear during threshold conditions, it is
difficult to predict the threshold of a given loop during design stages
.
This paper presents experimental threshold data normalized to
apply to a class of phase locked loops. A new definition of the opti-
mum phase locked loop, and threshold are given, and a design method
based on these definitions is described. In conjunction with this, the
experimental set-up and method of measurement is described. The
instrumentation is interesting because of the previously unexplored
measurement technique.
This work was done at Philco Western Development Laboratories,
Palo Alto, California. The author wishes to express his appreciation
for the help and encouragement of the people in the Communication
Sciences Department there. Particular thanks to to J. Huylar for his
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magnitude of step change of received frequency
one sided power spectral density of input noise
effective noise bandwidth of input to loop
input signal to noise ratio
input signal, phase or frequency modulated
receiver's estimate of s(t)
phase modulation of s(t)
receiver's estimate of phase of s(t)
error of 9 (t) in radians
error voltage, equals sin0 (t)
noise voltage input to phase locked loop
natural frequency of the linearized loop
damping factor of the linearized loop
loop gain of the linearized loop (=w2 )
n
multiplier efficiency
conversion gain of voltage controlled oscillator
transfer function of the loop filter
transfer function of the loop, varies depending
on the point at which the output is taken
voltage controlled oscillator
expected number of cycles slip

1. Introduction.
The phase locked loop is a coherent detection device for use in
receiving radio signals. Because it is a coherent detector, it is able
to detect signals at very low signal to noise ratios. It has been put to
use in many systems where incoherent detectors, such as the diode
detector would be useless. Satellite communication, tracking and
telemetry receivers, and very low frequency frequency standards re-
ceivers are excellent examples of the possible use of the phase
locked loop.
Phase locked loops have an inherent non-linearity which places a
limit on the noise levels in which they will work. This limit of
performance is called a threshold, and is a function of many parameters
some of which are under the control of the designer. However, the
mathematical tools are not yet available to determine analytically the
optimum parameters to minimize the loop threshold in a given environ-
ment.
Many authors have approached phase locked loop analysis in an
attempt to predict performance. The earliest work utilized entirely
linear analysis. Jaffe and Rechtin (7), Gilchriest (6), Weaver (8), and
Gruen (19) have each presented excellent linear analyses of phase
locked loops, and have shown optimization procedures.
More recently, work has been directed toward solving analytically

for phase locked loop performance when the non-linearity is carried
into the calculations. Viterbi (9) has written a very complete report
on analog computer studies and on analytic studies of the complete
loop performance. Cahn (13) has completed an analytic solution to
phase locked loop performance, directed toward the acquisition prob-
lem, utilizing a piecewise linear approximation of the dynamic
characteristics of the loop.
Many of the latest studies have been attempts at predicting the
dynamic performance of the phase locked loop in noise when the non-
linearities are included in the analysis. The difficulty comes not only
from the lack of tools to solve the differential equations, but also
because the probability density function associated with phase error
becomes unmanageable mathematically . Tikhonov (10,11) has recently
developed the mathematical tools to find the joint probability density
function for phase error and frequency error, but it has not been shown
how this may be used in design , Develet (1) has derived threshold
curves for the situation in which the phase error becomes unbounded,
using Boonton's qua si-linearization technique. Van Trees (4) has
developed a similar threshold equation, without the linearizing approxi-
mation. Both of these developments lack the generality that is needed
in design work where many parameters effect the threshold and must
be accounted for.

It is the intent of this paper to analyze phase locked loop per-
formance, mathematically where possible and experimentally where
mathematical techniques are not available, and to show a method of
phase locked loop design. This method will include precise definitions
of "optimum" and "threshold" and will allow the designer to predict
loop performance when phase errors due to noise and modulation
transients cause the loop to operate non-linearly. The design is
intended to optimize the phase locked loop's ability to pull a signal
out of the noise.

2. Loop operation and analysis.
The phase locked loop operates as a cross-correlation or coherent
detector. The incoming signal is multiplied by the receivers estimate
of the signal. The correlation function is a sinusoid as a function of
the phase error between the received signal and the estimate, having
zeros at ±90 phase error. The multiplication operation described
above results in a voltage equal to the value of the correlation function
plus double frequency terms which are filtered out., The correlation
voltage is applied so as to change the receiver's estimate of the in-
coming signal and drive the phase error to +90 „
Figure 2-1 is a block diagram of a typical phase locked loop.
The phase detector performs the multiplication adequately for the
instrumentation of a physical loop. The loop filter may be designed
under many optimization criteria to obtain best loop performance. The
voltage controlled oscillator output is the receiver's estimate of the
o



















The loop output may be taken at various points depending on the
modulation technique. For phase modulation, the output is taken at
the phase detector output. For frequency modulation the output is
taken at the loop filter output , If the phase locked loop is to be used
as a narrow band filter the output is taken at the VCO. Amplitude
modulation of the received signal may be detected by using the phase
locked loop as a narrow band filter to isolate the carrier. Then the
received signal is multiplied by the VCO output phase shifted 90 .
The output of this multiplier is the modulation waveform. This techni-
que will also give an indication of the presence of a carrier, regardless
of modulation,,
The loop may be analyzed by redrawing the loop, using the nota-
tion as in figure 2-2, Note that the voltage controlled oscillator is
considered a perfect integrator. The oscillator output is a constant
amplitude sine wave, that is a voltage with phase increasing as a
function of time, and the frequency, or phase rate, is a function of the
input. Since phase rate is the time derivative of phase, the voltage
controlled oscillator is an integrator with a gain constant having units
of radians per volt sec.







To analyze the loop, consider s(t) = A sin (cot = 6 (t) ), where
the information is in 6(t), and s(t) = C cos (art + (t) )„ The phase
detector output is:
e(t) = s(t)s(t) = ^[sin(e(t)-£(t))+sin(2urt+6(t)+§(t) )]
The double frequency term will not be considered further as it is to
be completely filtered out„ Then:
kmAC A
e(t) = —t*— sin (9 (t) - (t) ); k = multiplier efficiency
z m
Define: (t) = 6 (t) - 6 (t)
,
and c(t) -^'
H[g(s)^^S sin0(t) )] = /'[g(s)E(s)~
Then (t) = 6 (t) - 6 <t) = e (t) - c(t)k
v
,
where k is the vco gain in radians per volt sec
v
Now (t) = /'[sGis)^^ sin (t) )] + (t)
.
Jaffe and Rechtin have derived the optimum form for G(s) under the

Weiner criterion to be:
G(s) = ^i2±L „
If we also define K =
k^°v
,
then 0(t) = -^[Ji|±l(s)(K) (sin0(t))] + 9(t)
=
-K Ti0(t)cos0(t) + sin0 (t) + 8 (t).
The solution of this non-linear differential equation is not known,
However, if the linearizing assumption is made that cos 0(t) = 1
and sin0(t) - 0(t), then the loop equation may be written:
•0*(t) = -KTi0(t) - K0(t)+ *e(t),
or in Laplace notation:
(s
2







If C(s) is the output then:
C(s) s(tiS+1)
6(s) " t2 (s
2
+Kn s + K) '
or if (s) is the output:
fl(s) m kv ( Tl s + 1)
6 (s) T2 (s
2+Kns+ K) "
Using standard servo notation:

0) =/k = natural frequency of the loop
and
T \I}C
C = —^5— = damping factor of the loop.
The linearized model derived above may be redrawn as shown in
figure 2-3
.
Linear equivalent phase locked loop
Figure 2-3
Noise may be introduced into the linear model in the following
manner. First consider the input noise to be bandpass gaussian noise.
Then it can be shown that the noise waveform may be expressed as:
n(t) = n (t) cos cat + n. (t) sin tot
q l
Where n (t) and n.(t) are gaussian random variables having the same
standard deviation as n(t). Then from figure 2-4 it is obvious that the















a = ct = N BW; where N = the one sided power spectral
n n
_.,,,.
q density of the noise.
BW = input noise'bandwidth
T, on . „ 3_ Sn NQ BWThen: a. = 75 = .VP6 A3 A2
n
and the one sided power spectral density of the low pass phase noise
having a bandwidth -r— is:
n







dw; H(jw) = loop transfer function
n u n
= variance of
Using this type of development for noise, Jaffe and Rechtin (7)
applied the Wiener minimum mean square error criterion to the linear-
ized phase locked loop to find the optimum loop,, Their results showed
that for an input signal modulation of a step in frequency, the optimum
phase locked loop has a bandpass limiter at the input, and integral
plus proportional loop filter, and a damping factor of 0,7. Their
development did not show any optimum value for the natural frequency
or bandwidth of the loop. Later work by Gilchriest (6) supports these
findings and generalizes on them, but still does not assign an optimum

value for the loop bandwidth. Appendix A contains a derivation of
the optimum values of parameters for the loop using Liapunov's second
method. Since the choice of Liapunov function is arbitrary,, there is
no real guarantee that the values indicated are truly optimum. Never-
theless Liapunov's method is not completely without merit, since it
allows the designer complete freedom in the choice of optimization
criteria. Rather than minimum mean square error, the designer may
choose to minimize the settling time of the loop under transient condi-
tions , or utilize the "integral time, absolute error" criterion.
Note in all of these optimization efforts that the linear equivalent
phase locked loop is utilized. This is significant because it is not in
this mode of operation that difficulty is experienced in the use of a
loop. The problems come when phase errors are large and the linear-
izing assumption is no longer valid.
If we go back now and look at the complete non-linear equations
for the phase locked loop, we can obtain some information on the
dynamic performance from a plot of phase plane trajectories. (Note
that the phase plane is not directly related to the phase angle under
discussion, but is a tool used in non-linear servo analysis.)
The dynamic state of the phase locked loop may be completely
described if the phase error (t) and phase error rate 0(t) are known.
10

A two dimensional plot of 0(t) vs 0(t) is called a phase plane. From
any given point on this phase plane, there is one and only one trajec-
tory or locus of points through which 0(t) and 0(t) may vary as these
quantities change toward their stable values.
Phase plane trajectories may be plotted analytically by determining
the slope of the trajectories at each point in the phase plane from the











From this equation, for each value of 0(t) and 0(t), the slope of the
trajectory at that point may be plotted. Then trajectories may be
plotted as in figure 2-5.
The experimental determination of phase plane trajectories has
been well described in work by Viterbi (9) and Rue and Lux (12).
Viterbi presents phase plane trajectories for a great variety of first,
second and third order phase locked loops. Order number is the number
of integrators in the loop. These phase plane diagrams also show the





Phase Plane Trajectories of a Phase Locked Loop
Figure 2-5
the approximate acquisition range and time for these various loops.
Acquisition range is the number of cycles per second the VCO can be
pulled away from its center frequency to phase lock on a signal with
which it was not previously in lock. This is different from the tracking
12

range which is the frequency change over which a signal which is in
lock can pull the VCO. These developments are for the case of in-
finite signal to noise ratio at the phase locked loop input.
Frazier and Page (15) have done experimental work on determining
the acquisition range of a phase locked loop in noise. This is a
compilation of data from many runs which show the probability of
acquisition of a signal in noise if the voltage controlled oscillator is
swept past the signal at various rates, Acquisition is the only problem
treated in this paper.
This discussion of phase locked loop analysis has been sufficient
to give the reader a grasp of the design problem „ For a more detailed
understanding of the analysis of phase locked loops, he is referred to
the many excellent treatments listed in the bibliography.
13

3. Optimum Design Problem
o
Optimization of the design of any system involves the adjustment
of equipment configuration and parameter values to perform the intended
task in the best way, There are four main steps to be carried outs
1) Determine the problem „ For phase locked loop design this is to
demodulate or remove information from a signal in the presence
of noise . The type of modulation and the minimum expected
signal to noise ratio must be known
„
2) Identify those parameters which may be varied to obtain the best
performance . These are natural frequency of the loop, loop
damping factor, configuration of the loop filter, and the use or
non-use of a bandpass limiter at the loop input
„
3) Establish a measure of effectiveness or the criterion to be maxi-
mized or minimized by varying the parameters „
4) Compare the performance of the loop by this criterion and choose
those values of the parameters which best satisfy the criterion
„
The first step is quite easily carried out. The information may be
given either explicitly or implicitly in the specifications for the loop,,
The next step is also easily disposed of since these parameters are
listed and do not change from one design problem to the next. The








RC low pass filter .
Ti s+
1
Steps three and four are intimately related and require consider-
ably more thought than the first two,, There are as many possible criteria
for optimization as there are designers in the field The Wiener mini-
mum mean square error criterion has gained general acceptance as the
best criterion for optimizing linear systems „ However in the field of
non-linear systems there is no generally accepted optimization criterion,,
Jaffe and Rechtin (7) have carried out this optimization procedure
for the linear equivalent phase locked loop,, They chose the Wiener
minimum mean square error criterion as the measure of effectiveness,
and the signal modulation considered was a step of frequency. Their
results showed that the optimum phase locked loop has a bandpass
limiter at the loop input, the loop filter is an integral plus proportional
filter (—-—
-), and the loop damping factor is 0«,7o The natural fre-
T2S
quency of the loop or the loop bandwidth is not specified in their work,
nor does the Wiener criterion give an optimum value for this parameter.
Gilchriest (6) in more recent work concurred with Jaffe and Rechtin,
and generalized the result. However, to date there has been no optimum
bandwidth criterion defined.
It was pointed out in the introduction that one of the most important
15

features of the phase locked loop is its ability to operate at noise
levels far below those possible with incoherent detectors „ Also it was
noted that there is a practical limit or threshold input signal to noise
ratio below which a phase locked loop will not operate properly
. Be-
cause the threshold of a phase locked loop varies with the design
parameters and signal modulation and because operation in noise is
its strong point, an optimum design of a phase locked loop should
maximize its ability to pull a signal out of high noise levels., That is,
the optimum phase locked loop for receiving a given signal is that
phase locked loop which has the lowest threshold
This immediately brings up the question of a definition of threshold,
The definition must be generally applicable , and it must relate thres-
hold to the output quality requirements of the specifications „ Looking
first qualitatively at phase locked loop performance near threshold, a
number of effects may be observed, any one of which may be used to
define thresholds
A) As the input signal to noise ratio decreases, the output signal
to noise ratio remains linearly related to it until the threshold region
is reached. Then the output signal to noise ratio decreases more
rapidly. However, looking a little more closely at this we find that
the input and output noise powers remain linearly related, while the
16

signal power begins to drop off . This is shown graphically in
figures 3-la, b, c. Signal input power is constant in all cases, while






























Threshold Effect on Output S/N
Figure 3-1
B) The rms phase error remains linearly related to increasing
noise power up to a point and then increases more rapidly than input
noise in the threshold iegion If we arbitrarily say that phase error
cannot exceed 180 then the rms phase error has a limit of 104 „
This is the rms phase error of two uncorrelated sine waves. The
arbitrary limit of 180 on the phase error is not unreasonable because,
if phase error exceeds 180 , the stable point in the phase plane shifts
3 60 in the direction of the phase error, Then the phase error no
longer exceeds 180 »
C) Another effect related to rms phase error is cycle slipping
„
This is the effect observed when the stable point in the phase plane
shifts 3 60 , and is equivalent to the VCO phase changing 360
17

relative to the incoming signal „ Cycle slipping does not occur outside
of the threshold region, but occurs at an increasing average rate as
the noise level increases in the threshold region. It is a random event
associated with the noise peaks which cause phase errors in excess
of 180 , and is aggravated by transients propagated around the loop
by the signal modulation,, The time that the phase locked loop takes
in changing stable points is approximately the reciprocal of the natural
frequency of the loop. There is therefore a limit to the number of
cycles slip possible in a given period of time*,
Van Trees (4) and Develet (!) have each found an analytical method
for finding that input signal to noise ratio at which the rms phase
error becomes unbounded and have proposed that this be used as the
definition of phase locked loop thresholds However, this will have
certain difficulties, particularly if it is used in design worko The
signal to noise ratio at which the phase error becomes unbounded is
an absolute minimum for the operation of a phase locked loop„ In
general the loop output will become useless in terms of the system
specifications of output quality at some signal to noise ratio higher
than that given by this threshold. In addition Develet (1) has been
able to predict analytically the output signal to noise ratio of the
phase locked loop during non- linear operation, for a certain class of
18

modulation. He has defined threshold as the input signal to noise
ratio for which the output signal to noise ratio reaches a certain
minimum, the minimum ususally being specified by system requirements
However, since the designer is not always interested in output
signal to noise ratio, but may be interested in rms phase error, or
output distortion, or frequency accuracy, the threshold definitions
given above do not have the necessary generality., A threshold
criterion in terms of cycle slipping has many interesting properties
and can be easily made quite general*, The expected number of cycles
slip in any given period of time is directly related to the probability
of the phase error exceeding 180 .
Cycle slipping can be used to explain effects A and B above
.
If we consider that output signal is blanked during cycle slipping and
compute the power reduction of the signal due to slipping, the signal
output power is predictable to within 2 db of the measured signal
power reduction., Cycle slipping also explains the slight increase of
rms phase error over that expected from linear considerations, be-
cause a transient is propagated through the loop when cycle slipping
occurs.
Cycle slipping may also be related to the accuracy of frequency
measurement when the phase locked loop is used for doppler tracking
19

of satellites. Since cycle slipping causes, effectively, an extra
count or shortage of a count at the frequency determining device, the
maximum error of count is the expected number of cycles slip during
the count period.
Threshold is therefore defined as that input signal to noise ratio
for which cycle slipping occurs at a specified maximum rate. This
maximum rate is determined for each phase locked loop by the de-
signer according to the requirements on the quality of the output as





The optimum phase locked loop has been defined as that phase
locked loop having the lowest threshold under a given set of conditions
of noise and modulation. Where threshold is defined as that input sig-
nal to noise ratio for which the expected number of cycles slip per
second reaches a minimum. This is equivalent to saying the optimum
loop is that loop which, for the given signal modulation and noise
conditions, has the minimum expected number of cycles slip per second
.
The designer might try any one of three possible methods of finding
the expected number of cycles slip per second.
He might try to determine the probability density function of phase
error and in that way predict the expected number of cycles slip per
second. However since the mathematical tools are not available for
working with non-gaussian random variables, this approach comes
quickly to a dead end.
Another approach, which is the most accurate but is hardly sophisti-
cated, is to construct and test a number of phase locked loops to find the
optimum one. However, this becomes too expensive if many loops are to
be built.
The third method, and one which requires general acceptance of one
criterion for phase locked loop design, is the use of empirical design
data. This requires that the optimum phase locked loop be precisely




Cycle slipping meets the optimization criterion requirements nicely.
This is most easily seen if the optimization is first considered in terms
of finding optimum loop bandwidth only,, As the loop bandwidth is de-
creased the amount of noise power which is within the loop passband
becomes less, and the probability of a noise peak causing cycle slipping
decreases „ However, as bandwidth decreases the transient phase errors
due to modulation increase in magnitude . These transient peaks added
to the noise cause the probability of cycle slipping to increase . If
transient errors become greater than 180°, they will cause cycle slipping
without noise. Therefore, there is some optimum bandwidth which mini-
mizes the expected number of cycles per unit time.
As an example consider the case of receiving a fixed carrier with no
modulation, or doppler, such as the signal from a VLF standard frequency
transmitter. The first assumption is that the passband of the receiver
should be as narrow as it is possible to make it. But we will find that
it will not work. If the loop had zero bandwidth, no information would
pass through the loop, and the result would be that we would not know if
the loop was phase locked to the carrier. As a matter of fact, the loop
would not be in lock because the carrier is phase modulated by the
variations of the height of the ionosphere. This is essentially information
on the carrier which the phase locked loop must estimate to be phase
locked. So there is minimum bandwidth at which the phase locked loop
will operate, and some greater bandwidth at which the variance of the
22

phase error will be minimum
.
Or if we look at the case of an intentionally modulated signal at the
input, for instance a frequency shift keying type of signal, the input is
effectively a ramp of phase„ There is a transient peak of phase error re-
sulting from each change of frequency and the narrower the loop bandwidth
the greater will be the peak value of the phase error. During the time
this peak phase error exists, a noise peak may be added to it and cause a
cycle to slip where the noise alone would not have caused slip The same
is true of all types of modulation
It can be seen from this discussion that there is an optimum loop
bandwidth which will result in the minimum number of cycles slip. To find
this optimum bandwidth from empirical data requires that the expected
number of cycles slip be recorded for many types of signals, signal band-
widths, and loop filters with many different signal to noise ratios., The
magnitude of the data can be reduced by breaking it into two parts and by
normalizing.
The normalized input signal to noise ratio is defined as the signal
to noise ratio in twice the loop bandwidth (S/2f N ) , Where S is the
n o
signal power, f is the natural frequency of the loop, and N is the one
sided power spectral density of the noise at the loop input. The normalized
expected number of cycles slip per second is the expected number of
cycles slip per bandwidth time period (l/f )<, This is justified by consi-
dering that if some arbitrary phase error is put into the loop, it will return
23

to the stable condition at some rate which is determined by the natural
frequency of the loop., Therefore the maximum rate at which cycle slipping
can occur is related to the natural frequency . The actual number of cycles
slip per 1/f will then be some number less than one, and will increase
as the noise power increases
„
The data may be separated in two parts by considering first only the
expected number of cycles slip per l/f , and then looking at the increase
n
in this number due to various types of modulation . First data would be
taken on a phase locked loop for the expected number of cycles slip per
l/f „ over a range of normalized input signal to noise ratios „ This data
n
should then be applicable to any phase locked loop with the same loop
filter type and the same condition of input limiting
„
Then data would be taken on the increase of expected number of
cycles slip per peak of phase error „ For a particular signal modulation,
the number of peaks per l/f will be known, and the increase of cycles
n
slip per l/f may easily be found from this data„ The signal types for
which data must be taken are: step of frequency; ramp of frequency; and
the worst case of analog modulation which is sinusoidal modulation at
modulation frequency equal to the loop natural frequency,,
Now the designer can use this data to find the optimum bandwidth
for a phase locked loop having the same loop filter and input circuit as
used in obtaining the data- Knowing the minimum received signal power
and maximum noise power spectral density for his design problem, he can
24

replot the data of the first curve as expected number of cycles slip per
second versus loop natural frequency
„
f = i ~§/No__
n * S/2f N
n
ENCS/sec = ENCS/1 x f
r n
n
Then add to this curve the increase of expected number of cycles slip
per second due to transient peaks. Since the form of the received signal is
known, the number of transient peaks per second will be known,, The trans-
ient peak level must be found from empirical data, This peak level will
vary with bandwidth,, For each value of f find the peak of phase error,
n
and normalized signal to noise ratio corresponding „ From the second part
of the data, find the increase of expected number of cycles slip per trans-
ient and convert to increase of expected number of cycles slip per secona
If the increase is added to the first curve at corresponding values of f
,
n
the resultant curve will have a minimum point at the optimum bandwidth „
This design procedure has optimized the loop for only one parameter
„
The design must be repeated for each combination of loop filtei and input
filter (i.e.
,
with and without limiting) „ The only remaining parameter ir,
damping factor,, If the discussion is limited to damping factors between
0o5 and 1.0, the effect of changing the damping may be easily observed,
There are two major effects i the effective noise bandwidth of the loop
is minimum at damping factor equals 0„5 and increases about 1 db as
damping factor is increased to 1.0, However , the peak overshoot is
25

maximum when the damping factor is CL5 and decreases as the damping in-
creases
. If the design data were repeated for many values of damping
factor it would become unwieldy, and unnecessarily so, since Jaffe and
Rechtin (7) have shown that a damping factor of 0*7 is optimum for the
linear system, and the damping factor is undefined for a non- linear system,,
Therefore it will be assumed that the value of 0„7 for damping factor is
optimum
.
It should be pointed out to the designer that the assumption that the
minimum signal to noise density ratio is known may not be sufficient,,
There are two possibilities „' one that the noise level is so high that even
at the optimum bandwidth, the expected number of cycles slip per second
is such that the output will not meet the quality requirements of the
specifications o In this case the signal cannot be demodulated „ The other
case is that the noise is so low that there is a range of values of bandwidth
over which the expected number of cycles slip per second is unmeasurableo
In this case the threshold design criterion does not fill the need for a
design method. There are two ways outs One is to find some other criterion,
and the other is to assume another arbitrary higher noise level which will
permit optimization „ The second is the recommended course „
The design data for the integral plus proportional filter and bandpass
gaussian noise is presented in the next section. Further data is needed
to complete the set of design data.
26

5 „ Measurement of Design Data o
To measure the phase locked loop performance it is necessary to be
able to observe the input signal to noise ratio, peak phase error, and num=
ber of cycles slip. In addition equipment was arranged to observe the rms
phase error and the phase plane trajectories.,
Figure 5-1 is a block diagram of the laboratory set-up of equipment,
and is referred to in the following discussion of the equipment„
The phase locked loop is a second order loop. The operation is
described in detail in section 2. The center frequency of operation if 500 kc,
The phase detector is of the diode chopper type which has the advantage of
allowing direct observation of phase error, and has wide dynamic range
.
The loop filter is of the integral plus proportional type,, It uses an oper-
ational amplifier to obtain effectively infinite integration time,, The loop
gain if controlled by varying the input resistor R , and loop damping
factor is controlled by R_ . Damping factor is directly proportional to R-
,





also varies the damping factor. The voltage con-
1 1
trolled oscillator is of the multivibrator type with the control voltage
varying the base bias of the transistors. By careful design and conduction,
it was possible to get accurately predictable dynamic performance of the
loop, with excellent repeatability of measurements.
The signal source is a laboratory built fm generator capable of
modulation from dc to 5 kc. Linearity is within 10% over a range of
27

±5 kc from 500 kc„ The modulator is a Hewlett Packard 202 function gener-
ator, which is capable of sine, square, and triangular outputs from 0.01 cps
to 1200 cps. The possible outputs from the fm generator are therefore
sinusoidal frequency modulation, frequency steps and frequency fampSo
The noise source is a General Radio 1290B random noise generator
with a 5 mc bandwidth. The noise has essentially gaussian characteristics,
A Collins 51J receiver with a 6 kc mechanical bandpass filter is used to
isolate one portion of the noise spectrum, increase its amplitude, and to
center it at 500 kc. The step attenuator allows precise control of the input
signal to noise ratio.
The linear phase comparator is the heart of the measurement method.
It has an output voltage which is directly proportional to the instantaneous
phase difference of the VCO and the uncorrupted input signal, up to
±180
. The rms phase error may be observed directly on a true rms reading
voltmeter. The output may be observed on an oscilloscope to find peak
phase errors and to observe phase plane trajectories of the loop operation,,
Most important to the work here is that when the phase error exceeds ±180
,
the output of the phase comparator switches from maximum positive to maxi-
negative output or visa versa. The bandwidth of this transient is much
greater than the noise and modulation bandwidth of the phase error signal.
Therefore by using a highpass filter, the transient may be completely re-
moved from the noise, leaving a clean pulse. This filtered transient is a
single cycle having one positive and one negative peak, at a frequency of
28

about 20 kc. It is fed directly to a counter which counts an event each
time a pulse is received
„
To observe the expected number of cycles slip for the various con^
ditions listed in section 4, the input signal to noise ratio must first be
determined. The signal level is first set, without noise, to that value
for which the phase locked loop is designed, and the level is observed
on the true rms reading voltmeter. Then the signal is removed, the step
attenuator set to db and the noise level adjusted to the same reading
as the signal level. The attenuator dial now reads directly in signal to
noise ratio in a 6 kc bandwidth (S/6kc x N )„
To obtain data on the expected number of cycles slip per l/f
n
versus the signal to noise ratio in the loop bandwidth (S/2f N ) , the input
signal to noise ratio is set, and the counter gate opened for a relatively
long period of time (T seconds) „ The expected number of cycles slip




and the normalized signal to noise ratio is
S S 6kc
x
2f N 6kcxN 2f
n ° ° n
This curve is plotted in figure 5-3 . Note that the ordinate is rms phase
error, rather than signal to noise ratio. The conversion from rms phase
error to signal to noise ratio may be made from figure 5-2,
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The increase of the number of cycles slip due to transients in the
loop is found by frequency modulating the input signal. The effect of a
step of frequency is found by square wave modulating the generator at a
frequency much less than the natural frequency of the loop, and observing
the peak phase error on the oscilloscope. The peak phase error is set to
a particular value by adjusting the magnitude of the frequency step. Then
the noise level is increased and the number of cycles slip in a long period
of time (T) is counted. Then the increase in cycles slip per peak of phase
error is found as follows:
,„,,„„/ . total count (Ns+n ) ~ Nnincrease of ENCS/peak = —— * -u
T x 2f
m
T x 2f = number of peaks of phase error in time T.
m
This data is presented in figure 5-4 for several values of peak
phase error.
The effect of sinusoidal modulation is found by exactly the same
technique. However the modulation frequency chosen is the same as the
loop bandwidth (f ) . As may be seen in figure 5-4, the results correlate
quite well with those for the square wave modulation, up to the point
where part of the time the loop slips more than one cycle per transient due
to the square wave.
With a fixed phase offset, the results are not as might be expected
from the previous discussion. In a second order loop a fixed phase offset







It was intended that this data measure the increase of expected num-
ber of cycles slip per l/f with phase offset. However, it was found
that, for fixed phase errors greater than 10 , when the loop slipped a cycle
there was a finite probability that it would not recover lock again. Instead
it would fall behind the input signal frequency. For fixed phase errors
less than 10 the expected number of cycles slip was the same as for
offset.
The reason for loss of sync can be seen qualitatively in the phase
plane plot for a phase locked loop with a fixed phase offset. The phase
plane region of unstable trajectories is close to the stable point and there
is only a narrow region in which trajectories allow cycle slip and then
return to another stable point.
Therefore, data was taken to measure the probability of loss of sync
per l/f , and an additional threshold was defined. Doppler rate threshold
n
is that input signal to noise ratio such that the probability of loss of sync
.
-6
per l/f is 10 . This threshold is plotted as a function of fixed phase
error in figure 5-5.
Figure 5-6 is a plot of normalized peak phase error for various damp-
ing factors and normalized frequency steps. This data may be used to
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Expected Additional Number of Cycles Slip .




Note: step - Peak of phase error is due to
step change of frequency,
sine - Peak of phase error is due to
sinusoidal frequency modula-
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find peak phase error for a given, frequency step.
Figures 5-7 through 5-13 are phase plane diagrams of phase locked
loop performance o These show frequency error,, phase error and phase
plane trajectories under various signal modulation and damping conditions
„
The trajectories go counter clockwise about, the stable point, rather ihan
clockwise as is generally accepted and. is done in figure 2-5 <> Figure 5-10
shows the effect of cycle slipping This is without noise and is due
entirely to the peak phase eiror being greater than 180'*. The conditions
are the same as in figure 5-9 except that the peak phase error is only
o
135 there. The transient generated- in. the phase comparator output due
to the cycle slip should be noted „ It can be seen in figure 5=10 that the
transient bandwidth is much greatei than the bandwidth of the phase error
signal in the loop, and so may be easily filtered out of the phase com-
parator output and used to drive a counter
Figure 5-11 shows the effect of extreme underdamping of the phase
locked ioopo Figure 5-12 shows that with a ramp of frequency for the
input the second order phase locked loop has a fixed, phase error „ It may
be shown that this phase error is sin ("rpr)
°
n
Figure 5-13 shows the effect of noise on phase locked loop per-
formance,, The top figure is the phase plane trajectory when there is no
noise at the input. When noise is added as in the second picture, note
that the variance of the phase error increases rapidly at large phase errors
„
Note also that some noise peaks are causing slipping . In the third pic-
38

ture the magnitude of the step of frequency has been reduced slightly,
which causes considerable reduction of the peak phase error. There is
much less non-linear operation of the loop and no noticeable cycle
slipping.
This equipment set-up has allowed a detailed study of phase locked
loop threshold effects and dynamic performance. This was necessary in
order that sufficient information on loop performance could be gained to
formulate the definitions of optimum phase locked loop and threshold.
39

> = 475 cps
FIG. 7
PHASE-LOCKED LOOP PERFORMANCE
damping factor = 1.002 Aw = 3
Frequency vs. Time
Horiz. 2 ms/cm







Vert. 2.5 u>n /cm

(o = 475 cps
n
FIG. 8
PHASE -LOCKED LOOP PERFORMANCE
damping factor = 0.696 Freq. step = 2 uj
Frequency vs. Time
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FIG. 10
PHASE -LOCKED LOOP PERFORMANCE
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FIG. 12
PHASE LOCKED LOOP PERFORMANCE
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FIG. 13
PHASE LOCKED LOOP PERFORMANCE IN NOISE











































The problem of design of an optimum phase locked loop has been
approached by first defining "optimum. " This definition was made with
the thought of maximizing that quality of a phase locked loop which makes
it useful in most applications - the ability to operate in noise levels much
greater than is possible with incoherent detectors. To do this it was also
necessary to define the threshold of a phase locked loop in such a way
that the application in which it is to be used enters the definition
„
The result is a method of determination of the optimum values of
all the design parameters of the loop from empirical data, eliminating
guess work and prototype models which must be tested and adjusted to
some optimum.
It may be possible to use an approximate mathematical model such
as proposed by Lawhorn (2) which will predict the expected number of
cycles slip in various conditions . This would eliminate the need for de-
sign data curves, if the model can be shown to be sufficiently accurate.,
The data presented here is for the design of a phase locked loop
having a bandpass filter at the input and an integral plus proportional
loop filter. Further data are needed on other combinations of input and
loop filters.
If this data on other loop conditions supports the accuracy of
prediction which was obtained with the author's data, it is believed that
this threshold definition and optimum design criterion will find extensive




1. Develet, J, A., "A Threshold Criterion for Phase-Lock Demodulation"
Proc. IEEE, Vol, 51, pp. 349-356; February 1963.
2. Lawhom, R. D.
,
"Phase Lock Thresholds for PAM-FM Signals"
Philco Corp. Comm. Sciences Dept. Technical Memo #41,
17 May 1962.
3. Spilker, J. J., "Threshold Comparison of Phase Lick, Frequency
Lock and Maximum Likelihood Types of FM Discriminators"
Wescon Convention Record, 14/2, August 1961.
4. Van Trees, H. L. , "A Threshold Theory for Phase Locked Loops"
MIT Lincoln Laboratories, Technical Report #246; 22 August 1961
5. Weaver, C. S. , "Thresholds and Tracking Ranges in Phase Locked
Loops" IRE Trans. Space Electronics and Telemetry; Vol. SET-7,
pp. 60-70; September 1961.
6. Gilchriest, C. E. "Application of the Phase Locked Loop to Tele-
metry as a Discriminator or Tracking Filter", IRE Trans. Tele-
metry and Remote Control, Vol. TRC-4, pp. 20-34, June 1958.
7. Jaffe, R. and Rechtin, E. , "Design and Performance of Phase
Lock Circuits Capable of Near Optimum Performance Over a
Wide Range of Input Signal and Noise Levels", IRE Trans.
Information Theory, Vol. IT-1; pp. 66-77, March 1955.
8. Weaver, C. S. , "A New Approach to the Linear Design and Analy-
sis of Phase Locked Loops", IRE Trans. Space Electronics
and Telemetry, Vol. SET-5; pp. 166-178, December 1959.
9. Viterbi, A. J. , "Acquisition and Tracking Behavior of Phase
Locked Loops" Jet Propulsion Laboratories, External Publi-
cation #673; 14 July .1959
10. Tikhonov, V. I. , "The Effect of Noise on Phase- Locked Oscillator
Operation", Automation and Remote Control, Vol. 20, pp. 1161-
1169; September 1959.
11. Tikhonov, V. I. , "Phase Lock Automatic Frequency Control in the
Presence of Noise", Automation and Remote Control Vol. 21,
pp. 2 09-215; November 1960.
48

12. Rue, A. K. and Lux, P. A.
, "Transient Analysis of a Phase Locked
Loop Discriminator", IRE Trans . Space Electronics and Tele-
metry, Vol. SET-7, pp. 105-112; December 1961.
13. Cahn, C. R.
,
"Piecewise Linear Analysis of Phase-Lock Loops"
IRE Trans. Space Electronics and Telemetry, Vol. SET-8,
pp. 8-12; March 1962.
14. Cahn, C. R. , "Optimum Modulation and Multiplexing Techniques
for Apollo Spacecraft to Ground Communication",, Bissett-
Berman Corp.
,
B-B C-28-2; 1 May 1962.
15. Frazier, J. P. and Page, J., "Phase-Lock Loop Frequency Acquisi-
tion Study", IRE Trans. Space Electronics and Telemetry, Vol.
SET-8, pp. 210-227; September 1962.
16. Woods, C. R. and Robinson, E. M, "Acquisition Capabilities of
Phase Locked Oscillators in the Presence of Noise", General
Electric Report Nrm R60-DSD-11, 15 September 1960.
17. Develet, J. A. , "Coherent FDM/FM Telephone Communication",
Proc. IRE, Vol. 50, pp. 1957-1966; September 1962.
18. Enloe, L. H. , "Decreasing the Threshold in FM by Frequency
Feedback", Proc. IRE, Vol. 50, pp. 18-30; January 1962.
19. Gruen, W. J. , "Theory of AFC Synchronization", Proc. IRE, VoJ
.
41, pp. 1043-1048; August 1956.
20. George, T. S. , "Synchronizing Systems for Dot- Interlaced Color
TV", Proc. IRE, Vol. 36, February 1951.
21. Byrne, C. J. , "Properties and Design of the Phase Controlled
Oscillator with a Sawtooth Phase Comparator", Bell System
Tech. Journal, Vol. 41, March 1962.
22. Rey, T. J. , "Automatic Phase Control - Theory and Design" Proc.




A Derivation of Optimum Parameters
for the Linearized Phase Locked Loop
This derivation will find the optimum phase locked loop parameters
for a step change of frequency at the loop input, with bandpass
gaussian noise added „ The criterion for optimization will be to mini-
mize the sum of the mean square error due to transient peaks and the
variance of the receiver s estimate of 8(t) due to noise at the input
„
The input signal, in Laplace notation is;
Aw
+ 9 (s]6i(s) + e (s) = —wn s^
where Aco is the magnitude of the step in radians
per second o
The power spectral density of Q (s) is from Sec, 2;
n




ion to be minimized is;











The minimization will be carried out utilizing Liapunov°s second
method. The transfer function of the loop is as given in Section two.





Which is in equivalent state space notation;














ei = e 2
e 2 = -Kei -Kre2 + Ate .
We may now write in vector notations
°°
e
2 (t)dt = fj^Qe dt where Q=
but this integral, by Liapunov is:
°Vq e dt = e t (0) P e(0) = V
Where P is defined by:
-Q = F*P + PF
.
If the inputs are imbedded , then in Laplace notation;
e(s) (s2+Kts+K) -se(0) -e(0) -e(0) = s2 ^-
and e(0) =
e(0) = Aw
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(t/2) + 1/2Kt 1/2K
1/2K 1/2K2 t
Now V may be found:
e





Similarly for the noise input:
«Ar Ot xv




6(s)(s2+sKt+K) = 9 (s)sKt+9 (s)K+0
n n
§(0) = Kre (s); 0(0) = (K-K3 r3 )6 (s)
n n
+ s6(0)+KTe
Now Vg may be found?
At
p e (o) = e (s
rT ' L 2
Kt
1/2 t]
Averaging © (s) over the ensemble of all possible noise
waveforms gives the power spectral density of the noise.
2Nr
w%=ir [Kt+ 1/2t ]
Now minimize V + V^ with respect to K and t
e Q
v = v + v.=^ + ™4i + jy
. e § 2Ft A5^ A^t
BK IFF A2
^
SV -Aoo2 NnK N
+ =
dT 2K°t A° A"t'






The optimum values for bandwidth and damping factor may now be found"
t'W = *^" =0.7
These values of w and £ are optimum by this method, and
agree with the work of faffe and Rechtin (7)„ However this derivation
was done to show a method of optimizing the linearized phase locked
loop, not to prove the validity of the values derived „ To optimize under
more general criteria the Q matrix may be changed, the quantities mini-
mized may be changed, and the F matrix may be changed „ Changing
the F matrix allows adding a cost function to the state space vari-
ables which may be a very complex function of those variables The










Ai, 1S,^!d Cnterion for Pha se locked




m j. • ' ...













:' 9 ' IW Ran
Mfiilfl
Lira RhSwR
HlfflBWiHlBl
swh timi
Hnsi !vi"i
»T»BBttmRtSHS» tS*a3<svt3uJ
<*ttMttffi&tf ..'(.v'.t
1
fflPBSmfl
wmm*
mwfflNM
ittMftiAWSB
«$£OWUM
..',:••'••;.
'Hi181nhJKBK
iKit1
aWwHBEfw
Ill
